Ain Shams University	Third Year
Faculty of Engineering	Digital Logic Design
Mechatronics Dept.	Sheet (5)

- 1. Construct D latch using one of the following and in each case, draw the logic diagram and verify the circuit operation.
 - (a) Use NOR gates for the SR latch part and AND gates for the other two. An inverter may be needed.
 - (b) Use NOR gates for all four gates. Inverters may be needed.
 - (c) Use four NAND gates only (without an inverter).
- 2. A PN flip-flop has four operations: clear to 0, no change, complement, and set to 1, when inputs P and N are 00, 01, 10, and 11, respectively.
 - (a) Tabulate the characteristic table.
- (b) Derive the characteristic equation.
- (c) Tabulate the excitation table.
- (d) Show how the PN flip-flop can be converted to a D
- (e) Verify your circuit using Verilog.
- flip-flop.
- 3. A sequential circuit has one flip-flop Q, two inputs x and y, and one output S. It consists of a full. adder circuit connected to a D flip-flop, as shown in the following figure. Derive the state table and state diagram of the sequential circuit.



4. Derive the state table and the state diagram of the sequential circuit shown in the following figure. Explain the function that the circuit performs.



5. A sequential circuit has two JK flip-flops A and B, two inputs x and y, and one output z. The flip-flop input equations and circuit output equation are:

$$\begin{split} J_A &= B \; x + B' \; y' \\ J_B &= A' \; x \\ z &= \; A \; x' \; y' + B \; x' \; y' \end{split}$$

$$\begin{aligned} \mathbf{K}_{\mathbf{A}} &= \mathbf{B'} \mathbf{x} \mathbf{y'} \\ \mathbf{K}_{\mathbf{B}} &= \mathbf{A} + \mathbf{x} \mathbf{y'} \end{aligned}$$

(a) Draw the logic diagram of the circuit.

(c) Drive the state equations for A and B.

(b) Tabulate the state table.

(d) Draw the corresponding state diagram.