



- Construct D latch using one of the following and in each case, draw the logic diagram and verify the circuit operation.
 - Use NOR gates for the SR latch part and AND gates for the other two. An inverter may be needed.
 - Use NOR gates for all four gates. Inverters may be needed.
 - Use four NAND gates only (without an inverter).
- A PN flip-flop has four operations: clear to 0, no change, complement, and set to 1, when inputs P and N are 00, 01, 10, and 11, respectively.
 - Tabulate the characteristic table.
 - Derive the characteristic equation.
 - Tabulate the excitation table.
 - Show how the PN flip-flop can be converted to a D flip-flop.
 - Verify your circuit using Verilog.
- A sequential circuit has one flip-flop Q, two inputs x and y, and one output S. It consists of a full adder circuit connected to a D flip-flop, as shown in the following figure. Derive the state table and state diagram of the sequential circuit.



- Derive the state table and the state diagram of the sequential circuit shown in the following figure. Explain the function that the circuit performs.



- A sequential circuit has two JK flip-flops A and B, two inputs x and y, and one output z. The flip-flop input equations and circuit output equation are:

$$J_A = Bx + B'y'$$

$$J_B = A'x$$

$$z = Ax'y' + Bx'y'$$

$$K_A = B'xy'$$

$$K_B = A + xy'$$

- Draw the logic diagram of the circuit.
- Tabulate the state table.
- Derive the state equations for A and B.
- Draw the corresponding state diagram.